Fechar

@InProceedings{BritoDuar:2015:SiAjTe,
               author = "Brito, Tulio Araujo de Medeiros and Duarte, Jose Marcelo Lima",
          affiliation = "{} and {Instituto Nacional de Pesquisas Espaciais (INPE)}",
                title = "Sicronismo e Ajuste de Tempo de S{\'{\i}}mbolo para 
                         Decodifica{\c{c}}{\~a}o do Sinal de PCDs",
            booktitle = "Anais...",
                 year = "2015",
               editor = "Gherardi, Douglas Francisco Marcolino and Arag{\~a}o, Luiz 
                         Eduardo Oliveira e Cruz de",
                pages = "4369--4376",
         organization = "Simp{\'o}sio Brasileiro de Sensoriamento Remoto, 17. (SBSR)",
            publisher = "Instituto Nacional de Pesquisas Espaciais (INPE)",
              address = "S{\~a}o Jos{\'e} dos Campos",
             abstract = "This paper describes the algorithm used to implement the Real-Time 
                         Symbol Timing Estimation and Adjustment (RTSTEA) to demodulate 
                         data collecting platform (DCP) signals from ARGOS I and II systems 
                         and from Brazilian Data Collecting System (SBCD in Portuguese). 
                         The proposed algorithm operates in a complex input signal with 
                         sample rate more than 20 times higher than the symbol rate. Timing 
                         adjustment is applied in the input signal by removing or repeating 
                         previous samples, allowing a simple implementation in VLSI 
                         architecture. Preceding the timing adjustment, a decimation stage 
                         reduces the sample rate to two samples per symbol. Timing 
                         estimation is done in the decimated signal using the algorithm 
                         proposed in [2], which provides a direct estimation of timing 
                         error. Once the delay has stabilized, the adjustment has been 
                         done. Instability in the feedback loop between timing estimation 
                         and timing adjustment is avoided by introducing a time gap between 
                         each time estimation/correction in order to accommodate the system 
                         settling time. The big challenge was doing these two occur in the 
                         reserved time interval for it, that lasts only 15 message bits in 
                         time. This goal of having a satisfactory delay within the 
                         synchronization bit pattern has been achieved, as it is shown in 
                         the results session.",
  conference-location = "Jo{\~a}o Pessoa",
      conference-year = "25-29 abr. 2015",
                 isbn = "978-85-17-0076-8",
                label = "857",
             language = "pt",
         organisation = "Instituto Nacional de Pesquisas Espaciais (INPE)",
                  ibi = "8JMKD3MGP6W34M/3JM4CMP",
                  url = "http://urlib.net/ibi/8JMKD3MGP6W34M/3JM4CMP",
           targetfile = "p0857.pdf",
                 type = "Sistemas de coleta de dados e telemetria",
        urlaccessdate = "27 abr. 2024"
}


Fechar